Skip to main content
Koha online
Your cart is empty.
Cart
Lists
Your lists
Log in to create your own lists
Log in to your account
Search history
Clear
Library catalog
Title
Author
Subject
ISBN
ISSN
Series
Call number
Advanced search
Authority search
Tag cloud
Library
Log in to your account
×
Login:
Password:
Forgot your password?
Don't have an account?
Register here.
Home
ISBD view
Normal view
MARC view
ISBD view
Verilog HDL design examples
Cavanagh, Joseph
Verilog HDL design examples Cavanagh, Joseph - CRC Press 2018
Dewey Class. No.:
621.381 / T18 CAV
Print
Add to your cart
(remove)
Suggest for purchase
Send to device
Save record
BIBTEX
Dublin Core
MARCXML
MARC (non-Unicode/MARC-8)
MARC (Unicode/UTF-8)
MARC (Unicode/UTF-8, Standard)
MODS (XML)
RIS
ISBD
More searches
Search for this title in:
Other Libraries (WorldCat)
Other Databases (Google Scholar)
Online Stores (Bookfinder.com)
Open Library (openlibrary.org)
Exporting to Dublin Core...
×
Simple DC-RDF
OAI-DC
SRW-DC
