Cavanagh, Joseph  <br/><br/>
Verilog HDL design examples  
Cavanagh, Joseph  
 -   CRC Press  2018 
<br/><br/><label>Dewey Class. No.: </label>621.381  / T18 CAV